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Abstract—A wide range of Internet of Things (IoT) applications re-
quire powerful, energy-efficient and flexible end-nodes to acquire data
from multiple sources, process and distill the sensed data through
near-sensor data analytics algorithms, and transmit it wirelessly. This
work presents Arnold : a 0.5 V to 0.8 V, 46.83 µW/MHz, 600 MOPS fully
programmable RISC-V Microcontroller unit (MCU) fabricated in 22 nm
Globalfoundries GF22FDX (GF22FDX) technology, coupled with a state-
of-the-art (SoA) microcontroller to an embedded Field Programmable
Gate Array (FPGA). We demonstrate the flexibility of the System-On-
Chip (SoC) to tackle the challenges of many emerging IoT applications,
such as (i) interfacing sensors and accelerators with non-standard inter-
faces, (ii) performing on-the-fly pre-processing tasks on data streamed
from peripherals, and (iii) accelerating near-sensor analytics, encryption,
and machine learning tasks. A unique feature of the proposed SoC is the
exploitation of body-biasing to reduce leakage power of the embedded
FPGA (eFPGA) fabric by up to 18× at 0.5 V, achieving SoA state
bitstream-retentive sleep power for the eFPGA fabric, as low as 20.5 µW.
The proposed SoC provides 3.4× better performance and 2.9× better
energy efficiency than other fabricated heterogeneous re-configurable
SoCs of the same class.
Index Terms—Embedded Systems, FPGA, Internet Of Things, Edge
Computing, Microcontroller, RISC-V, Open-Source.
1 INTRODUCTION
The end-nodes of the IoT require energy-efficient, powerful,
and flexible ultra-low-power computing platforms to deal
with a wide range of near-sensor applications [1]. These
SoCs must be able to connect to low-power sensors such
as arrays of microphones [2], cameras [3], electrodes to
monitor physiological activities [4], to analyze and com-
press data using advanced algorithms, and transmit them
wirelessly over the network. Signal processing algorithms
are executed in such devices to reduce complex raw data
to simple classifications tags that classify data, to extract
only relevant information (e.g., [5]), or to filter, encrypt,
anonymize data. Compressing and distilling information
that travels from IoT devices to the cloud, brings multiple
benefits in power, performance, and bandwidth across the
whole IoT infrastructure.
Depending on the constraints of the application such
as flexibility, performance, power, and cost, IoT computing
platforms can be implemented as hardwired Application
specific integrated circuits (ASICs), programmable hard-
ware (or soft-hardware) on FPGAs, or as software pro-
grammable on MCUs. Hardwired, fixed-function ASICs
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offer the best energy and energy efficiency, but they lack
versatility and require long time-to-market [6]. Hence, their
usage is preferred in highly standardized applications or
specialized single-function products.
On the other side of the spectrum, MCUs are the de-
facto standard platforms for IoT applications thanks to
their high versatility, low-power, and low-cost. SoA MCUs
can offer competitive Power-Performance-Area (PPA) fig-
ures by leveraging parallel Near-Threshold Computing
(NTC) [7], and advanced low-power technologies such as
Fully Depleted Silicon-On-Insulator (FDSOI) coupled with
performance-power management techniques such as body-
bias [8] and power-saving states [9]. As it has been shown in
[9], [10], [11], [12], these techniques make possible the use of
MCUs on edge computing devices, meeting PPA constraints
for a wide range of applications in the IoT domain, yet pro-
viding high versatility. To increase performance, MCUs are
often customized with on-chip full-custom accelerators that
speed up the execution of part of the applications as for ex-
ample neural-networks [13], frequency-domain-transforms
[14], linear algebra [15], security engines [16]. The resulting
heterogeneous system has thus both the flexibility of MCUs,
and competitive performance and efficiency of hardwired
ASICs on specific domains.
FPGAs fill the gap between ASICs and MCUs as they of-
fer versatility via hardware programmability (which usually
needs longer design and verification time than software),
and they allow exploiting spatial computations typical of
ASICs designs, as opposed to sequential execution. For these
reasons, FPGAs are used in a wide range of applications,
from machine learning [17], [18], [19], sorting [20], and
cryptography accelerators for data centers [21], to smart
instruments [22], analog-to-digital converters [23], to low-
power systems for wearable applications [24], control-logic
systems [25], and for implementing smart-peripherals con-
nected to SoCs [26], [27].
Increased integration density of modern SoCs allowed
a reasonably sized FPGA array to be integrated as part
of an on-chip system. Such embedded FPGAs (eFPGAs)
are used to enable post-silicon soft-hardware programmable
functions in SoCs or MCUs to make updates on accelerators
or custom peripherals. As for the FPGA case, hardwired
accelerators or peripherals outperform their eFPGA-based
implementations, but lack flexibility and post-fabrication re-
configurability. The benefit of integrating eFPGAs into SoCs
is the possibility to increase performance by specializing the
SoCs for one particular domain that can change over time,
increasing the product life-time and application span.
In this paper, we present Arnold: a RISC-V based MCU
extended with an eFPGA, implemented in GF22FDX tech-
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2nology. The contribution of the presented heterogeneous
SoC design and silicon demonstrator are summarized as
follows.
1) Architectural Flexibility: to enable architectural flexibil-
ity that fully exploits the configurable logic. The eFPGA
is connected with the rest of the system with different
interface options on the data-plane: i) a direct connec-
tion to the I/O DMA engine on the SoC - to process and
filter data streams on their way from/to on-chip shared
memory buffers in memory; ii) a high-bandwidth, low-
latency interface to the memory of the RISC-V core -
to interleave with zero-copy FPGA-accelerated parallel
processing and sequential processing by the core; iii)
a direct GPIO interface to implement master or slave
peripheral ports for non-standard off-chip digital sen-
sors or actuators. On the control plane we provide: i)
an AMBA Advanced Peripheral Bus (APB) interface to
allow the user to configure the mapped soft-hardware;
ii) sixteen interrupts to notify the CPU.
2) Power Management: thanks to reverse body-bias (RBB)
enabled by conventional-well FDSOI technology used
for the physical implementation of the eFPGA fabric,
leakage power can be reduced by 18x to 20.5 µW (fea-
turing a fully state retentive bitstream) when eFPGA
functionality is not required.
3) Leading Edge Performance and Energy Efficiency: the
SoC achieves SoA performance and efficiency, lever-
aging a voltage and frequency scalable architecture
from 0.5 V to 0.8 V, with a peak energy efficiency of
46.83 µW/MHz at 0.52 V and a maximum frequency
of 600 MHz at 0.8 V. The proposed SoC achieves 3.4×
better performance and 2.9× better energy efficiency
than SoA MCUs augmented with eFPGA built for the
same power target applications [28], [29], [30].
The remainder of the paper is organized as follows:
Section II provides a review of related works. In Section III,
the architecture of the proposed SoC is described, including
all its components. In Section IV and V, the software and
tools for the proposed SoC, its physical design, and silicon
measurements are described respectively, whereas, in Sec-
tion VI, use cases for the proposed work are reported as
application examples. The paper concludes in Section VII.
2 RELATED WORK
In this section, we review devices that define the boundaries
of its design space: MCUs, FPGAs, eFPGAs, and heteroge-
neous reconfigurable SoCs.
2.1 MCUs
In the context of edge-computing systems, MCUs need to
provide significant performance within a limited power
budget, and the flexibility needed to cope with a wide
variety of sensors and algorithms. Most Off-the-Shelf (OTS)
MCUs use energy-efficient Central Processing Units (CPUs)
based on ARM Cortex-M family of cores, such as the
NXP i.MXRT1050 [31], the STMicroelectronics STM32L476xx
family [32], or the Silicon Labs EFM32 Giant Gecko 11
[42], all featuring a power budget within a few tens of
mW. To interface with a large variety of external devices,
these systems offer a wide set of peripherals such as I2C,
UART, SPI, and GPIOs. SoAs energy-efficient MCUs op-
timized for ultra-low-power (3µW/MHz) [12] and perfor-
mance (938 MHz) [33] have been implemented in FDSOI
technology leveraging body-biasing to compensate process-
voltage-temperature (PVT) variations, and to control perfor-
mance and power to achieve higher energy efficiency.
Although software provides high versatility, some ap-
plications still need performance that a single CPU cannot
deliver. For this reason, several MCUs are extended with
custom accelerators, for example, the binary neural-network
accelerator presented in [13] or the cryptography engine
integrated into [42]. To improve flexibility with respect to
dedicated accelerators, there are MCUs that combine multi-
ple heterogeneous CPUs managing different tasks, for exam-
ple, the NXP i.MX 7ULP Applications Processor [40], which
combines an application ARM processor (ARM Cortex-A7)
with a real-time CPU (ARM Cortex-M4) for performance
and power trades off. Other approaches leverage parallel
clusters of processors to improve the energy efficiency of
near sensor analytics workloads, such as Mr.Wolf [9], featur-
ing an 8-core cluster based on DSP-enhanced RISC-V cores
controlled by a smaller core managing the I/Os, the run-
time, and SoC control functions. These systems can choose
to divide the workload as a subset of processors to meet
the performance target at the lowest energy budget [50]. Fi-
nally, heterogeneous systems like GAP-8 from GreenWaves
Technologies [45] and Fulmine [46], combine both custom
and parallel software programmable accelerators providing
a step forward for performance and flexibility of embedded
platforms for signal processing. Although these platforms
are compelling and flexible to run signal processing tasks for
typical end-nodes, they are less efficient than reconfigurable
devices such as FPGAs when dealing with non-standard
sensors.
2.2 FPGAs
FPGAs are reconfigurable devices that on one hand can
exploit spatial computations typical of ASIC designs but still
retain the capability of being reconfigured after fabrication.
They range from high-end FPGAs used for acceleration of
high-performance workloads to ultra-low-power, small and
low-cost technology implementations, as discussed further
in this section.
High-end FPGAs, such as the Xilinx Virtex Ultrascale
devices [43] and the Intel Cyclone 10 GX device [44], have
millions of LUTs, flip-flops, DSP-blocks, and SRAM macros
containing Mbytes of memory. To extended their capabilities
in the embedded application domain running software,
such FPGAs are often programmed with soft-CPUs [51]. The
users can implement a deeply pipelined core with multiple
issues to achieve high performance, or a tiny soft-core with
a small area footprint for control applications [52], [53], and
offload part of the control functionalities executed in SW
to the soft-CPU. For example, Choi et al. [54] presented
a FPGA-based 20 k-Word speech recognizer using a Xilinx
Virtex-4 FPGA where the computationally less demanding
tasks are executed in SW, whereas the rest of the algorithms
is accelerated in HW.
As soft-cores are limited in performance [55] and occupy
resources, FPGAs are often extended with hard-CPUs as
3Table 1
Summary of related work: (left) MCUs programmable via Software and their accelerators; (center) FPGAs programmable via Soft-Hardware
design; (right) eFPGAs programmable via Soft-Hardware design.
MCU FPGA eFPGA
Single Core [12], [31], [32], [33] Low Power [34], [35] StandAlone [36], [37], [38], [39]
SW Accelerator [9], [40] Low Power SoC [41] MCU SoC [28], [29], [30],
HW Accelerator [13], [42] HP [43], [44] This Work
HW/SW Accelerator [45], [46] HP SoC [47], [48] HP SoC [49]
application processors (usually ARM-based embedded pro-
cessors such as the Xilinx Zynq-7000 SoC [47] and Intel Arria
V SoC [48], in the case of Microsemi PolarFire [56] RISC-V
processors). As a result, high-end FPGAs have typical power
consumption in the order of tens of Watts [57], and they are
usually used as high-performance accelerators on servers
connected via Ethernet or PCI interfaces [58].
In the low-power domain, FPGAs are typically realized
with a less aggressive process than high-end FPGAs. They
are usually smaller, cheaper, and as a result, have lower
performance than the others. Examples are the Microsemi
IGLOO nano [34], which has up to 3 k logic elements1, or the
Lattice Semiconductor iCE40 UltraLite [35], which has more
than 1K of LUTs+flip-flops. Both consume from a few µW to
hundreds of mW. These FPGAs are used to extend the I/O
subsystem of embedded controllers [59], even with simple
data pre-processing engines to lower the bandwidth coming
from sensors [24], [60]. In the low-end space, FPGAs can also
be extended with CPUs to leverage HW/SW co-designed
IoT nodes. An industrial RISC-V based soft-core is provided
by the Microsemi Mi-V RV32, ready to be integrated into
the SmartFusion2 SoC [41] or in the IGLOO FPGA [61] in an
area footprint of 10 k-26 k LEs. Other RISC-V based solutions
have emerged during the RISC-V SoftCPU Contest in Decem-
ber 2018, with the VexRiscv soft-core as the winner. Hard-
CPUs are also used as in the Microsemi SmartFusion2 SoC in
65nm [41], which proposes an MCU-class (ARM Cortex-M)
core running at 166 MHz and an FPGA with DSP blocks and
up to 150 k logic elements, 656 kB2 of memory, and power
consumption in the order of hundreds of mWatts. Examples
that use the Microsemi SmartFusion2 SoC can be found in
Gomes at al. [62], which proposes a system where most of
the tasks are executed by the ARM core, whereas the FPGA
is used for accelerating critical network kernels. In Fournaris
et al. [63], the operating system, and user interfaces run
in software, whereas the FPGA is used to collect sensor
data, extract features, and to calculate the nearest neighbor
on the extracted information. The system runs at 160 MHz
consumes 4.96 mW on the CPU part and 153.97 mW on the
FPGA side. While their power consumption is within range
of IoT applications, these FPGAs are limited in performance
and thus not suitable for computationally intensive appli-
cations. To enrich the functionalities of deeply embedded
SoCs, FPGA vendors started to develop and commercialize
FPGA IPs that can be integrated into SoCs, presented in the
following section.
1. One logic element is composed of one 4-input LUT and one flip-
flop
2. 512 Bytes of Non-Volatile Memory
2.3 eFPGAs
eFPGAs are FPGA IP cores specifically meant to be inte-
grated into SoCs to extend them with programmable logic.
Unlike the FPGAs presented in the previous section, eFP-
GAs are not meant to be used standalone, but are designed
with the goal of enhancing the capabilities of the SoCs.
Vendors provide tools to allow eFPGAs to be customized
to the SoCs and properties like the number of arrays, with
a given number of LUTs, DSP blocks, flip-flops, I/O pins,
etc. can be configured. eFPGAs can be provided as soft-IP
[30], [36], described in RTL and synthesized with the rest of
the system, or hard-IP [28], [29], [49] as hard-macros with
pre-determined physical layout, featuring a different trade-
off between performance and cost. Although soft eFPGA
macros are easily portable from different technology nodes
as they are made by standard cells, hard-macro eFPGAs,
which are usually custom-designed at layout level, feature
significantly better PPA figures.
For example, in Renzini et al. [30], a soft-IP is comple-
menting a MCU for power control applications is imple-
mented using a 90 nm Bipolar CMOS DMOS (BCD) technol-
ogy. This eFPGA is relatively small (only 96 4-input LUTs
and 192 flip-flops) and connected exclusively to the I/O sub-
system to implement low-latency and flexible control tasks
such as Pulse Width Modulation (PWM). Several companies
are providing hard-IP blocks, as Achronix [37], which pro-
vides 7nm FinFET eFPGAs, Flex-Logix [38], which provides
from 12 nm to 180 nm eFPGAs macros, QuickLogic Corpora-
tion [39], which provides from 22 nm to 65 nm core IPs, and
Menta [36], which provides IPs from 10 nm to 90 nm. Several
heterogeneous reconfigurable SoCs have been presented in
the last years, ranging from high-performance systems to
low-power embedded systems. Whatmough et al. presented
a 25 mm2 SoC implemented in 16 nm FinFET technology
featuring two ARM A53 cores, a quad-core datapath acceler-
ator, 4 MBytes on-chip SRAM, and a 2 × 2 FlexLogic eFPGA
macro featuring hardwired DSP slices [49]. The proposed
SoC can achieve up to 28.9× better energy-efficiency when
DSP and crypto algorithms are executed on the eFPGA
rather than the ARM cores.
In the embedded domain, several solutions have been
proposed in different technology nodes. Borgatti et al. [28]
implemented a 180 nm 2 0mm2 SoC, where eFPGA is in-
tegrated with the CPU pipeline to implement a recon-
figurable Application Specific Instruction Processor (ASIP)
SoC, with the eFPGA implementing custom instructions. In
addition, the eFPGA is connected to the system bus and
I/O pads. The system reports up to 10× performance gain
using instruction extensions to accelerate face-recognition
algorithms and 2× for I/O intensive tasks when dealing
4Figure 1. MCU-eFPGA SoC architecture. eFPGA connections towards
the MCU and to the external peripherals are highlighted.
with camera peripherals with pre-processing. Lodi et al.
[29] implemented a 42 mm2 SoC in 130 nm, where the CPU
pipeline is directly connected with the eFPGA to implement
custom instructions, whereas a second eFPGA is connected
to the system bus and I/O pads. The system reports up to
15× performance gain and 89% energy saving by exploiting
the eFPGAs to accelerate a set of data processing algorithms.
However, as a consequence of using a mature technology
node, the eFPGAs (~15 kGE) presented in the proposed SoCs
feature limited capabilities and performance.
To boost signal processing workloads, both hard and
soft eFPGAs can have digital signal processor (DSP)-blocks
included in the IP itself, or they can have pins dedicated to
communicating with external blocks, featuring, once again,
a different trade-off between time to market for DSP-blocks
customization at design time. The first ones can be used by
eFPGA synthesis tools to map user-designs in DSP-blocks
implicitly, whereas in the second case, the user explicitly
designs logic in the eFPGA to interact with the external
blocks. All the works featuring DSP-blocks so far belong
to the first category, whereas the proposed work has MAC-
blocks external to the IP macro.
In this work, we propose an SoC featuring an advanced
microcontroller augmented by an embedded eFPGA for
IoT applications in 22 nm process technology. Differently
from what has been proposed in Whatmough et al. [49],
we target a much lower power budget. The proposed SoC
utilizes the eFPGA to enhance the I/O capabilities of the
SoC, by performing I/O pre-processing tasks as well as
being used as a tightly coupled accelerator. The proposed
solution provides 3.4× better performance and 2.9× better
efficiency than state-of-the-art heterogeneous reconfigurable
SoCs. One key feature of the SoC is the unique capability to
exploit reverse body biasing enabled by FD-SOI technology
to implement a 20.5 µW state-retentive deep-sleep mode for
the eFPGA. This point is further discussed in Section 5.
3 ARNOLD ARCHITECTURE
The proposed system is built around an in-order RISC-V
core3 based on [64], optimized for signal processing, featur-
ing a 4-stage pipeline, and achieving 3.19 Coremark/MHz
and up to 2.4 eight-bit GMAC/s (at 600 MHz). The core
implements the RISC-V 32 bit integer (I), multiplication and
division (M), single-precision floating-point (F), and com-
pressed (C) Instruction Set Architecture (ISA) extensions
(RV32IMFC) [65]. In addition, the core has been extended
with custom instructions to speed up data processing ap-
plications such as zero-overhead hardware loops, auto-
matic increment load/store instructions, bit manipulations,
and packed-single-instruction-multiple-data (pSIMD) oper-
ations between vectors of 4 bytes or 2 half-words at a time.
To protect sensitive parts of the system from corrupted
user applications, we extended the CPU with a RISC-V
compliant Physical Memory Protection (PMP) unit that can
control read, write, and execute permissions on regions
of the physical memory. The implemented RISC-V PMP
supports all address matching schemes as: naturally aligned
power of 2 regions NAPOT (including 4 bytes alignment
NA4); and the top boundary of an arbitrary range TOR. The
PMP occupies only 14% of the total CPU area due to the
extra registers and comparators needed to implement the
specifications and provides much-needed security features
for user-applications in the IoT domain. In the proposed
SoC, the CPU is responsible for executing the runtime to
manage the system and to execute user applications to
process data or to control external peripherals, as well as
to configure and control the eFPGA itself.
3.1 Memory Subsystem
The memory system, composed of 512 kB of static random-
access-memory (SRAM), is shared among the CPU (instruc-
tion and data), the I/O DMA (µDMA) (RX and TX), the
JTAG, and the eFPGA masters. The memories are slaves of
the system bus, which is based on a single-cycle latency
logarithmic interconnect [66] (XBAR bus in Fig. 2). In case
two or more masters request to access the same slave, a
round-robin arbiter selects the master that first communi-
cates with the slave to solve the conflict. The shared memory
consists of four word-level interleaved memory banks, each
with 112 kB each, and two memory banks of 32 kB featuring
a non-interleaved address scheme. Every memory bank is
a composition of single-port 4096 by 32 bit words (16 kB)
memory cuts optimized for density and power. The size cho-
sen for the memory cuts allows to place them comfortably
during the physical implementation as described below, and
concurrently to meet the frequency target.
The chosen interleaving scheme for the four 112 kB
(448 kB) memory portion approximates a multi-port mem-
ory access, and it increases the bandwidth up to 4× when
multiple masters are loading or storing data sequentially,
which is the typical case for most DSP applications. When
low-latency single-cycle accesses with no contention are
needed, the two private banks can be used, which offer a
bandwidth of 19.2 Gbps each. In the proposed MCU, they
3. The OpenHW Group CV32E40P is freely downloadable at
https://github.com/openhwgroup/ under the SolderPad license.
5Figure 2. Detailed block diagram of the proposed design. The eFPGA (bottom) connected with the MCU and its private MAC units in a clock domain
(CLOCK eFPGA). Peripherals (center – left) are directly connected to the µDMA in the Peripheral subsystem and operate on the CLOCK Peri clock
domain. The rest of the system works in the CLOCK MCU domain. The CPU runs the SW and orchestrates the whole system.
are used to store private CPU data such as the stack and in-
struction binary. In this way, the interleaved part can be used
by the other masters with no conflicts. This solution avoids
the use of power and area hungry multi-port memory cuts,
still providing low-latency access to memory, increasing the
total energy efficiency. A read-only-memory (ROM) has also
been implemented to store the boot instructions responsible
for setting the system upon reset.
3.2 I/O subsystem
The I/O subsystem is composed of a broad set of peripher-
als that include JTAG, HyperRam, UART, Camera Interface,
quad-SPI, and I2C, which communicate with the shared
memory system through an autonomous µDMA based on
[67]. The µDMA is a smart-engine that allows peripherals to
control transfers to/from memory without the need for the
CPU continuous control. The HyperRam peripheral is par-
ticularly interesting as it allows to access off-chip memory
with a bandwidth of 800 Mbps, extending the MCU with
larger memory capacity, useful for holding several eFPGA
bitstreams.
The µDMA has two ports towards the main memory,
one to transmit and one to receive data from peripherals. At
600 MHz, the µDMA has an aggregated bandwidth equal to
38.4 Mbps. Except for the JTAG, which is directly connected
to a master port of the system bus, the other peripherals
are controlled by the µDMA core, which handles memory
requests in a time-multiplexed fashion. The µDMA con-
trol registers are used to select the active peripheral, the
peripheral clock frequency, number of transfers, etc. Other
peripherals, such as SoC control registers, timers, GPIOs,
and event units are also included in the proposed MCU and
accessible through the APB bus.
3.3 Clock subsystem
Arnold includes three Frequency-locked loops (FLLs) that
take as input an external 32 kHz reference clock and provide
internal clocks up to 2.1 GHz. One FLL each is used to
provide the clock to the eFPGA, the peripheral subsystem
and the remaining modules as CPU, memories, busses,
etc. The eFPGA has access to six clock sources: four from
external GPIOs; one from the eFPGA FLL block; and one
from an integer frequency divider from the same FLL.
3.4 eFPGA subsystem
The eFPGA is tightly coupled to the system to minimize the
overhead of communications with the CPU. It has 3712 pins
to be used to connect the IP with the rest of the SoC. In
this work, we designed a novel, highly flexible 4-mode SoC
interface to:
(a) an I/O interface with direct connections toward the pad
frame of the system, enabling the implementation of
custom off-chip interfaces;
(b) a memory interface suitable for shared-memory accel-
erators implemented on the FPGA logic and tightly
coupled with the CPU;
6(c) an I/O DMA interface suitable for implementing I/O
filtering functions for data streamed into the system
from the standard I/O;
(d) an APB configuration and control interface suitable for
controlling the programmable logic.
The I/O interface is made of 41 sets of three signals
(input, output, direction) from the eFPGA to the GPIOs.
This interface is used for custom I/O protocols, which are
challenging to implement efficiently in SW due to latency
constraints. Each I/O pad can be either used by a peripheral
(quad-SPI, Camera Interface, etc.), or by software (Core
GPIO), or by the eFPGA. Multiplexers controlled by SoC
registers drive the functionality mode of each pad.
The memory interface implements the protocol pre-
sented in [66]. The proposed SoC has four interfaces con-
nected as master ports in the bus, providing up to 128 bit
memory operations (load or store) per transaction. Access to
the on-chip SRAM is provided through four 32 bit 4 words
dual-clock FIFOs to allow the MCU and the eFPGA subsys-
tem to operate at independent frequencies. This is a crucial
feature since the eFPGA usually runs at a lower frequency
than the rest of the SoC and its frequency depends on
the user design. For security reasons, the eFPGA memory
interface has only access to SRAM banks and not to APB
peripherals and boot ROM.
The I/O DMA interface is composed of one receive
(RX), and one transmit (TX) bus featuring a ready/valid
handshaking, plus one 32 bit configuration bus as described
in [67]. The configuration bus allows controlling the pe-
ripherals mapped into the eFPGA with external registers
which can avoid the use of the APB interface described
below, and thus save resources. In addition, this interface
can be used to stream data through the µDMA without
using eFPGA resources for the address generation logic
as it would with the memory interface. In this case, the
µDMA transfers data from the eFPGA to memory (and vice
versa) linearly. Communication between the µDMA and the
eFPGA happens using two 32 bit 4 words dual-clock FIFOs.
Designs mapped into the eFPGA (as accelerators or
peripherals) can be controlled by registers through the APB
configuration and control interface. Such an interface is
made of a 7 bit address, 32 bit data read, and data write,
write-enable, ready, peripheral select and enable signals
(75 pins). One 32 bit 4 words dual-clock FIFO is used for
communications between the MCU and the eFPGA.
In addition to the four interfaces mentioned above,
the eFPGA can generate sixteen events to interact asyn-
chronously with the CPU, avoiding inefficient polling op-
erations and saving power. In fact, the eFPGA event pins
are connected to dual-clock event-propagators that notify
the events to the CPU as dedicated interrupts requests. The
interrupt service routines are user-defined, and they can be
used to handle the eFPGA requests, for example, starting
a new I/O transaction, or programming the new acquired
data pointers to start processing them in case of accelerator
design.
To improve computational arithmetic density, two
synthesizable parallel-vectorial Multiply-and-Accumulate
(MAC) accelerators are connected to the eFPGA to compute
four 8 bit, two 16 bit, or one 32 bit MAC operations for each
unit. The two MAC blocks are connected via 310 pins each,
which control the MAC blocks, whether data comes from
the eFPGA or the MAC buffers, the input and output data,
and the vector mode (8, 16, or 32).
The CPU programs the eFPGA through another APB
interface. Such master interface is connected to the eFPGA
Fabric Configuration Block (FCB), which is responsible for
controlling the eFPGA, managing the power procedures,
and report the actual status of the eFPGA. The eFPGA
binary is 225.5 kB, small enough to be contained in the
on-chip SRAM. To program the macro, the CPU reads the
binary from an external memory to the on-chip memory,
then the CPU reads the binary array and writes its content
to the APB FCB via non-critical load and store instructions.
The eFPGA fabric is organized in four quadrants with
dynamic reconfiguration capabilities, each one composed of
an array of 16x16 Super Logic Cells (SLCs). Each SLC has
four logic cells that are organized in two sub-logic clusters:
two instances of logic cell A (LCA) and two instances of
logic cell B (LCB), as shown in Fig. 2. Both LCA and LCB
also include one register and multiple multiplexers that
enable the logic cell to perform different functions (e.g.,
combinatorial, sequential, or both). If a logic cluster or a
highway network within the SLC is not used, it is powered
off to save static power. A shared register clock, set, and
reset signals for all four logic cells helps reduce routing
congestion. If the logic cluster or highway network within
the SLC is not used, it is powered off to save static power.
4 EFPGA SOFTWARE AND TOOLS
To use the eFPGA in the Arnold SoC, the user writes HDL
code (VHDL, Verilog or SystemVerilog) and synthesizes it
with Mentor Graphics Corporation © Precision RTL Synthe-
sis OEM Quicklogic tool. The synthesized design is then
placed and routed with the QuickLogic Aurora Software
Tool Suite (Aurora). The user must map each of the soft-
module interface pins to the corresponding pin of the eF-
PGA hard-macro. For example, the user may define the
memory interface request signal as “MemREQ_output”, in
the Aurora tool, the user may specify that the signal is con-
nected to the 3rd memory interface of the eFPGA specifying
that “MemREQ_output” is connected to “tcdm_req_p3_o”
pin. The eFPGA pin has been assigned to its interface
functionality at SoC design time to optimize the place and
route phase.
Once the constraints and the pin mapping have been
defined, Aurora performs logic optimization on the synthe-
sized design, places, and routes it. It also generates static
timing analysis and the bitstream containing the binary of
the user-design. The binary is then loaded into the main
memory by the CPU. The CPU stores each binary word
into the bitstream registers. Once the eFPGA has been
programmed, the CPU can control the design with user-
defined registers mapped into the eFPGA APB interface
described above to start the design, to check the status, etc.
Application Programming Interfaces (APIs) have been de-
veloped to provide C procedures for the user. In particular,
functions to RESET the eFPGA, to load the bitstream, and to
wait for the end of the eFPGA computation (wait_fpga_eoc)
have been implemented for fast integration into the user
application. The wait_fpga_eoc routine leverages the “wait
7Table 2
Area distribution of the main components of Arnold.
Module Area [µm2] Percentage
CPU 27’186 0.54%
Main Memory 734’232 14.46%
I/O DMA 21’755 0.43%
eFPGA subsystem 63’946 1.26%
PAD Frame 229’519 4.52%
eFPGA Macro 4’000’000 78.79%
for interrupt” (WFI) RISC-V instruction to clock-gate the
CPU to save dynamic power.
5 ARNOLD PHYSICAL DESIGN
The proposed SoC fabricated in GF22FDX 10 Metal technol-
ogy occupies 3×3 mm2. FDSOI technology has been chosen
as it provides performance and power knobs through body-
biasing, and it is highly energy-efficient over a wide Vdd
range [68] as confirmed by our results discussed in the
Subsection 5.1. The synthesis tool used for this project is
Synopsys © Design Compiler 2017.09, whereas the place and
route tool used is Cadence © Innovus 18.11. The design has
been closed at 430 MHz for the MCU side and for up to
100 MHz for the eFPGA soft-designs. Worst-case conditions
at 0.72 V for setup constraints, and best-case conditions at
0.88 V for hold constraints between -40◦C and 125◦C have
been used to guarantee performance across the process,
voltage, and temperature variations.
The die picture and floorplan of the chip are shown in
Fig. 3. The eFPGA macro is 2×2 mm2, and it has been placed
in the bottom left of the design. The memory cuts have
been placed to the right of the eFPGA. The eFPGA memory
interface pins have been assigned to the right part of the
eFPGA to minimize routing efforts and to minimize the
congestion issue as the path towards the memory is the most
critical. The core has also been automatically placed close to
the memory to minimize timing penalties. The eFPGA pins
for the MAC blocks accelerators have been placed to the top
part, where the local math accelerator SRAM buffers have
been placed. On the left part of the eFPGA, the pins towards
the µDMA, the user APB interface, and the 16 events pins
have been assigned. GPIOs pins are spread along the four
sides of the eFPGA. The six clock pins of the eFPGA are
located three on the top and three on the bottom side. The
three FLLs have been placed on the top part of the chip,
whereas the standard cells have been automatically placed
by the place and route tool.
The effective area occupied by the chip is 5.11mm2, of
which the eFPGA macro occupies 78% (4mm2) and the
MCU 22% (1.11mm2). The main memory occupies 14.46%
of the system area, whereas the I/O subsystem and the
CPU take only 0.43% and 0.54%, respectively. The eFPGA
subsystem components occupy 1.26% of MCU area. The
eFPGA subsystem is a set of modules that interact directly
with the eFPGA macro, dual-clock FIFOs, the FCB, the
MAC accelerators (including memory buffers), and clock
multiplexing logic. Table 2 shows the area distribution of
the chip.
Figure 3. Die photo of the proposed design with the main components
and eFPGA pins highlighted.
The MCU and the eFPGA operate at the same supply
voltage, but the eFPGA can be switched off from external
power managers. The range of operation is between 0.5 V to
0.8 V. To reduce the leakage power while preserving the eF-
PGA configuration during state-retentive deep sleep states,
RBB is applied from an external generator to minimize
on-chip implementations overheads. On the other hand,
forward body-bias (FBB) is applied to the CPU, memory,
and the rest of the logic to increase performance [33], [69].
5.1 Performance and Energy Efficiency
In this subsection, measured results at room temperature
from the implemented chip are reported and discussed.
Performance and power results have been measured using
an Advantest SoC V93000 ASIC tester. Fig. 4 (left) shows
the maximum frequency (a), power consumption (b), and
power density (c) of the MCU during the execution of a
matrix multiplication at different supply voltages. Measured
results at ambient temperature show a maximum frequency
of 135 MHz and power consumption 11.88 µW/MHz at
0.49 V, up to a maximum of 600 MHz at the nominal 0.8 V
while consuming 26.18 µW/MHz. The maximum frequency
at 0.49 V is comparable with commercial single-core MCUs
performance while achieving very low power consump-
tion thanks to voltage scaling. When high performance is
needed, 600 MOPS can be achieved at a maximum power
consumption of 16 mW. The leakage power of the whole
MCU ranges from 0.53 mW (33%) to 2.39 mW (15%) at 0.49 V
and 0.8 V respectively. Fig. 4(g) shows the effect of the FBB
on the MCU power consumption, and Fig. 4(h) on the
frequency. The MCU can run up to 20% faster at 0.6 V at
the price of 43% higher power consumption, whereas the
effect of FBB is smaller when applied at 0.8 V (only 5%
faster) for a maximum frequency of 630 MHz. The effect of
8the magnified impact of body biasing at low voltage is a
well-known effect seen in near-threshold FD-SOI chips [70].
Fig. 4 (center) shows the eFPGA measured results.
Fig. 4(d) shows the maximum frequency of two different
designs: FF2SOC is an eight-way parallel 32 bit accumulator
that reads values from the SoC memory and accumulates
them in eight different registers. The signature can be read
with the APB interface; FF2FF is a nine bit counter that
divides the eFPGA clock by 512 and drives a GPIO with
the divided clock. The designs are different as the FF2SOC
communicates with synchronous elements in the SoC (dual-
clock FIFOs), and thus its maximum frequency is bounded
by the internal delays of the eFPGA and the logic outside
its boundary, whereas FF2FF has been designed to measure
only the flip-flop to flip-flop delay, without taking into
account the propagation and setup timing of the eFPGA
and the external logic at its boundary. The output of the
Q-pin of the MSB flip-flop of the nine bit counter is directly
connected to the GPIO, and the frequency is measured with
an oscilloscope. From measurements we determined a max-
imum frequency of 475 MHz at 0.8 V and 260 MHz at 0.65 V.
FF2SOC occupies 15% of the internal eFPGA resources and
it can run from 26.38 MHz, consuming 34.34 µW/MHz at
0.52 V, to 126.88 MHz at 0.8 V consuming 47.98 µW/MHz
(Fig. 4(e)).
The eFPGA FF2SOC leakage power is 0.38 mW at 0.5 V,
up to 2.18 mW at 0.8 V. The power has been measured
separately from the rest of the system as the power grid
stripes of the eFPGA are different from the MCU ones. The
power overhead added by the eFPGA is affordable in the
IoT domain, making the integration of such programmable
arrays a viable option for the next generation of edge-
computing nodes. The eFPGA leakage power consumption
is reduced via state-retentive deep sleep states applying
RBB, resulting in a minimum leakage power of 20.5 µW
at 0.5 V and 374.2 µW at 0.8 V and 1.8 V reverse body-
bias as shown in Fig. 4(i), i.e., a 5.8×( at 0.8 V) to 18×
(at 0.5 V) reduction can be achieved thanks to RBB. This
result makes the eFPGA power consumption significantly
reduced when not used, minimizing the integration cost
and overhead. Fig. 4(f) shows how the power consumption
changes with respect to the utilization rate. A design with a
parametrizable number of adders has been implemented in
the eFPGA to measure the power consumption with respect
to the utilization rate. When running at 80 MHz, 0.75 V,
results show an energy-efficiency of 0.40 µW/MHz/SLC,
being leakage dominated when <20% of resources are uti-
lized. The best energy-efficient point of the whole system
is 46.83 µW/MHz (eFPGA consumes 28% of total power)
achieved in near-threshold at 0.52 V, when the core and the
eFPGA are running at 183.6 MHz and 26.38 MHz respec-
tively. This result has been measured when the eight parallel
32 bit accumulators are mapped on the eFPGA.
6 USE CASES
To demonstrate the flexibility and efficiency of our hetero-
geneous reconfigurable SoC, three different use cases have
been implemented, highlighting the versatility offered by
embedded programmable logic.
6.1 I/O subsystem accelerator
In the context of applications for bio-signal processing, it
is common to extract features in the frequency domain to
classify activities sensed from skeletal muscles or the brain
[72]. Wavelet or Fourier transforms are used to convert the
signal from the time to the frequency domain, then features
like the spectral power, are extracted and used by a pattern
recognition algorithm. For this reason, a peripheral that
extracts relevant information of the signal acquired from
the sensors has been developed and mapped to the eFPGA
to alleviate the pre-processing part of the CPU, which then
classifies the activity starting from the extracted features.
The peripheral accelerator mapped on the eFPGA consists
of an SPI module extended with computational capabilities
to calculate the Haar Discrete Wavelet (HDWT), which is an
attractive algorithm to implement in an eFPGA as it does
not require multipliers [73].
The accelerator is configured to acquire N samples of
16 bit of raw data coming from ADCs, and to store the
Approximated and Detailed Wavelet Transform coefficients
in the main memory. Also, coefficients can be stored in an
8 bit format to compress information in the main memory.
The accelerator is programmed at the beginning with the
number of samples to acquire and the output vector point-
ers. The eFPGA autonomously loops over SPI transactions
and stores to the main memory, either the raw data or
the Approximated and Detailed coefficients of the HDWT.
When all the N data have been stored into the memory, an
interrupt notifies the core at the end of the acquisition.
Moreover, a second function has been mapped to the
custom SPI peripheral, namely, to extract 4 bits local binary
patterns from a stream of data coming from sensors, as an
algorithmic approach presented in [74]. In this case, for each
data acquired, the eFPGA reuses the subtractor instantiated
for the HDWT to compare the last two samples. If the last
sample is greater than the previous one, it stores 1 in a
4 bit shift register, otherwise 0. The accelerator stores into
memory a 16 bit value every four samples, each representing
four single sample overlapping windows. The core takes
8 cycles for each tuple approximate-detail coefficient to
compute the HDWT, whereas it takes 16 cycles for the local
binary pattern. The eFPGA instead computes the features
during the acquisition of the signal from SPI without adding
latency overheads.
The design utilizes 20% of the available SLCs, and it uses
a memory interface port, the APB interface, four GPIOs (3
output pins and 1 input pin), and it generates one event.
6.2 Custom I/O interface
IoT devices are often connected to custom peripherals that
need more control pins that the usual peripherals as SPI,
UART, I2C, I2S, etc. In this case, off-chip FPGAs are selected
to implement the control part of the custom peripheral on
one side and to communicate with the MCU with a standard
protocol (e.g., SPI) to the other side. An example of a custom
peripheral is a neuromorphic vision sensor [75] or event-
based audition sensors [76]. Another example where FPGAs
are used to control and transfer data are bridges for off-chip
accelerators, for example, [77], or [78]. In this context, to
illustrate the flexibility of the MCU+eFPGA combination, a
9Figure 4. Frequency (a), power consumption (b), and energy-efficiency (c) with respect to the supply voltage of the MCU part of the proposed
design. In the center, frequency (d) and power of the eFPGA macro with respect to the supply voltage (e) and power with respect to the utilization
rate (f). The effect of the FBB on power (g) and frequency (h) on the MCU. The effect of RBB on the eFPGA leakage power during state-retentive
deep-sleep mode (i).
controller for the systolic Long short-term memory Recur-
rent Neural Network (LSTM-RNN) accelerator presented in
[77] has been implemented in the eFPGA. The LSTM-RNN
accelerator is made of four chips implemented in UMCL
65 nm technology, and it is used to classify phonemes in
real-time. The eFPGA uses 36 GPIOs to interact with the
accelerator using a custom interface.
In the first phase, the eFPGA sends the weights of the
RNN-model into the four chips. Then, for every sample
acquired by the MCU I/O subsystem, the CPU extracts the
Mel-Frequency Cepstral Coefficients (MFCCs). In parallel,
the eFPGA autonomously fetches the coefficients from the
main memory of the MCU and sends them to the off-chip
accelerator. Once the inference on the accelerator has been
computed, the result is sent back to the eFPGA, which stores
it to the main memory of the MCU and finally notifies the
core with an interrupt. Fig. 5 shows the data flow from the
microphone to the accelerator and back to the MCU. The
utilization of the eFPGA is only 10%. Managing 36 GPIOs
through MCU firmware (of which one is actually the clock
of the off-chip accelerator) would require the core to run
at higher frequency than the eFPGA due to the sequential
nature of software. In this example the external accelerator
is running at 80 MHz. This means that in the best case, the
Figure 5. Example of an application where the proposed design is
driving custom protocol off-chip accelerators. Data coming from micro-
phones are first pre-processed by the MCU, then sent to the off-chip
accelerator via eFPGA for classification.
CPU should be able to perform ~7 operations in 12.5 ns,
which requires 560 MHz, and 2.5× higher energy consump-
tion than the eFPGA based solution.
6.3 CPU subsystem accelerator
In the context of on-the-edge computation, accelerators are
used to increase performance and the energy efficiency of
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Table 3
Performance comparison with state-of-the-art MCU and eFPGA systems.
Borgatti Lodi Renzini Fournaris Whatmough Bol This
[28] [29] [30] [63] [49] [12] Work
Technology [nm] 180 130 90 65 16 28 22
I$/D$/SRAM [kB] 8/8/48 8/8/256 -/-/32 8/-/656 2K
1
/-/4K -/-/64 -/-/512
Voltage Range [V] 1.8 1.2 1.2 1.2 0.5 - 1.0 0.4 - 0.8 0.5 - 0.8
FPGA IP macro Hard Hard Soft Hard Hard - Hard
FPGA Area [mm2] 8.2 6.0 0.347 - 1.0 - 4.0
FPGA #LUT 15 kGE 15 kGE 96 5/4:2 12084 4:1
2
8800 6:2
3
- 6018 4:1
FPGA #FF - - 192 12084
2
22656
4
- 4096
FPGA #DSP - - - 22
5
80 MACs
6
- 2 vecMACs
Access Mode to GPIOs GPIOs s mmap GPIOs m/s mmap - GPIOs
SoC m/s mmap s mmap m/s mmap - m/s mmap
RX DMA TX/RX DMA TX/RX DMA - TX/RX DMA
FPGA Lkg Power * - - - - 12000
7
- 20.5 - 2178
FPGA Max Freq.** 175 166 50 160 734 - 475
FPGA Power - - 34.72@1.2V
8
962@1.2V
9
- - 31.98@0.6V
10
Density ***
MCU Lkg Power * - - - 7000
11
- 1 - 30 532 - 2386
MCU Max Freq. ** 175 166 50 166 - 80 600
MCU Power - - 101.22@1.2V
8
31@1.2V
12
- 3@0.4V, 11.88@0.49V,
Density *** 48MHz 135MHz
MCU+FPGA - 1807.23@1.8V 135.94@1.2V
8
993@1.2V
9,12 - - 46.83@0.52V
13
Power Density ***
* Power numbers are in µW ** Frequency numbers are in MHz *** Power density numbers are in µW/MHz
1 Two 64 kB of L1 cache shared between Instructions and Data for each core, plus 2 MBytes of L2 cache.
2 SmartFusion2 M2S010S data available in the product brief.
3 2520×2 LUTs for the two logic tile and 1088×2 for the two DSP tiles [71].
4 6304×2 flip-flops for two logic tile. 5024×2 for the two DSP tiles [71].
5 Signed multiplication, dot product, and built-in addition, subtraction, and accumulation units.
6 40×2 MACs for the two DSP tile [71].
7 3 mW reported in the datasheet [71]. Assuming it is for a 1×1 tile, [49] uses a 2×2 tile, thus 12 mW have been reported in the Table.
8 Average measurements.
9 Estimated from [63]. It assumes the FPGA runs at 160 MHz. 10 When FF2SOC design is synthesized on the eFPGA 11 Includes FPGA leakage power as well.
12 Number taken from [63]. The authors use the ARM Cortex M3 power consumption from the datasheet reported in 90 nm LP.
13 When FF2SOC design is synthesized and running on the eFPGA and the MCU is computing a matrix multiplication at the same time
Table 4
Resource utilization, power consumption and overall energy savings
for implementing different use-cases on the eFPGA.
Use Case GPIO FF LUT Power Energy
[mW] Saving [×]
Custom I/O 36 205 289 6.0 2.5
BNN 0 854 1229 12.5 2.2
CRC 0 20 47 7.5 42.2
such devices [79]. For pattern recognition tasks in the visual
domain, deep quantized neural networks are an attractive
model due to its limited memory and computational re-
quirements [80]. In extreme cases, single-bit representation
for weights and data is chosen to minimize the memory
footprint and the computational resources, as it requires
simple operations as logic XOR rather than multiplications
to compute convolutions. Such neural networks are called
Binary Neural Networks (BNN) [81], [82]. The eFPGA has
sufficient resources to allow these accelerators to be imple-
mented, freeing the core for other computing tasks.
The BNN accelerator designed for this scope has four
interfaces towards the main memory to maximize the band-
width, and it is a simplified version of the accelerator
presented in [13]. It assumes that input layers and filters
are organized as a 3D array (number of filters × rows ×
columns) of integers, where each integer represents a 32 one-
bit channels. The accelerator is implemented to operate on
two 3×3 windows with eight filters f0, ..., f7 in parallel to
simplify the controlling part, but this is not a limiting factor
for the use-case under study. The accelerator is programmed
via the APB interface by the core with the output, input and
filter layer pointers, the number of rows and columns of
the input layer, and with the START command. The eFPGA
starts by fetching two 32 bit input elements, then four 32 bit
elements are fetched in parallel twice to acquire the eight
filter elements.
The eFPGA performs the XOR function between the
inputs and the eight filters, accumulates all the single-bit
partial results. The sixteen 3×3 convolution results are then
compared with a programmed threshold to compute the
activation functions. The accelerator autonomously iterates
over the input rows and columns; then, it sends an interrupt
to the core to signal the end of the computation. During this
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period, the core can wait for the accelerator to finish in IDLE
mode to save power or deal with other tasks in parallel
(for example scheduling the next I/O tasks, elaborating
previously filtered data, etc.). The design occupies 42% of
the SLCs available, and it uses 4 memory interfaces, the APB
port, and it generates 1 event. The application consumes
12.5 mW (eFPGA+MCU), and it runs in 371 µs at 125 MHz.
Although the core implements custom instructions to speed
up such kernels (as the pop count instruction), and it can run
faster (600 MHz against 125 MHz), to implement the same
function the CPU consumes 15 mW, and it runs in 675 µs,
with an energy efficiency 2.2× lower than the eFPGA.
As a second CPU accelerator, a cyclic redundancy check
(CRC) accelerator has been implemented in the eFPGA to
ensure data integrity and error correction [83]. Such an
accelerator uses the I/O DMA interface to leverage the
linear address generator already present in the µDMA and
thus saving resources in the eFPGA. The CPU programs the
µDMA to fetch data from the L2 memory and transmits
them to the eFPGA accelerator, which calculates the CRC
value. The accelerator has a register to know the number
of data to process, whereas the read- and write-pointers are
written in the µDMA configuration registers. This low area
accelerator consumes only 2% of the SLCs available, and it
only uses 1 interface towards the µDMA with configuration,
TX/RX ports. The application consumes only 7.5 mW (eF-
PGA+MCU), and it runs in 3.7 µs at 193 MHz for 1024 byte
data. The CPU consumes 15 mW, and it runs in 78 µs, with
an energy efficiency 42.2× less than the eFPGA. To compare
the performance of the proposed eFPGA-based system with
respect to the Microsemi PolarFire IoT gateway-class FPGA
SoC [56], the power estimator from Microsemi has been
used. Results show a power consumption of 111 mW, 14.8×
higher than our work. The estimation has been performed
setting the same frequency, number of LUTs and flip-flops.
Table 4 shows the number of GPIOs, number of flip-
flops (FF), and LUTs required by each use case. Power
figures (expressed in mW) correspond to the system when
the eFPGA runs, and the CPU waits for the result, whereas
the final column shows the energy gained by running the
accelerator on the eFPGA rather than software. In the Cus-
tom I/O example, the SW could not handle the protocol at
the speed required, for that example eFPGA was the only
viable solution.
Basic interfaces like I2C and UART have been imple-
mented on the eFPGA using the DMA interface with about
5% of eFPGA resources, and a more complex parallel camera
interface with full DMA support implementation uses only
12% of available eFPGA resources.
COMPARISON WITH SOA
Table 3 shows a comparison with various chips reported
in the literature. The table includes heterogeneous reconfig-
urable systems composed of MCU and eFPGA, an embed-
ded domain FPGA SoC, and an advanced low-power MCUs
in 28 nm FDSOI. The standalone MCU [12] has a 4× smaller
power density (µW/MHz). However, our MCU features
8x larger memory capacity and significantly larger peak
performance as well: 7.5× higher maximum frequency, 3.19
vs. 2.33 Coremark/MHz, and almost 6× better performance
in near-sensor processing workloads when compared to the
ARM Cortex M0 processor used in [12]. Hence, our energy
efficiency on the targeted application domain is 1.5× better.
The advanced MCU+eFPGA system presented in [49] is
a high-performance class system implemented in 25 mm2,
where a bigger eFPGA (6× higher leakage power), two
application class 64 bit cores, a quad-core cluster accelerator,
and 12× bigger memory are used (including caches). The
eFPGA offers 80 MACs blocks, more LUTs, and eFPGA
flip-flops, and provides remarkable energy efficiency of
312 GOPS/W. Thanks to the abundance of DSP blocks in the
FPGA fabric. However, this system is meant to be used in
high-performance applications consuming higher dynamic
and leakage power not suitable for IoT applications. On
the other hand, Arnold, although achieving a lower peak
efficiency, is in a power range suitable for IoT applications
(below hundreds of mW). Moreover, the reverse body bias-
ing applied to the FPGA fabric can reduce leakage power
to a value as low as 20.5 µW, more than two orders of mag-
nitude better than [49]. The Microsemi SmartFusion2 SoC
[41] used in [63] is built in 65 nm. The whole system can run
up to 160 MHz (> 3.75× slower than the proposed work),
and it achieves 21× higher power density. The works of
Borgatti [28] and Lodi [29] exploit embedded reconfigurable
datapaths to accelerate DSP patterns of signal processing ap-
plications, achieving remarkable performance and operating
frequency despite the old nodes used for implementation.
With respect to these works and the other heterogeneous
MCU+eFPGA systems of the same class [28], [29], [30], the
proposed SoC has more than 2.9× better efficiency, more
than 3.4× better performance, and more than 2.2× larger
capacity. Moreover, this is the first design offering flexible
connections enabling reconfigurable peripherals, I/O accel-
erators, shared-memory accelerators, and supporting state-
retentive deep sleep based on reverse body bias, paving the
way for flexible fully programmable IoT end-nodes.
7 CONCLUSION
In this paper, we presented Arnold; a RISC-V based MCU
extended with an embedded FPGA for flexible power-
constraints energy-efficient IoT devices. The system has
built-in GF22FDX, it occupies 9 mm2, and it leverages body
bias to tune performance-power trades off. The eFPGA is
a 32×32 array macro provided by QuickLogic connected
to the rest of the system through four parallel memory
interfaces (128 bit per transaction); a TX/RX I/O DMA
interface; sixteen events to interact with the CPU; GPIOs;
and APB. The paper shows how the eFPGA can be used
to extend and accelerate the SoC peripheral subsystem, as
well as a CPU accelerator. The eFPGA has more than 6K
LUTs and 4K flip-flops, enough to implement standard and
custom peripherals used in the IoT domain and simple
accelerators to enhance the energy efficiency of the SoC. It
achieves 46.83 µW/MHz, top in class in the mW domain of
IoT devices. The CPU runs up to 600 MHz (620 with FBB),
more than 7× faster than the best energy efficient MCU.
Leakage power of the whole system can be as low as 552 µW
when the MCU runs at 0.5 V, and the eFPGA is kept in state
retentive deep-sleep via RBB. The paper shows that integrat-
ing an eFPGA in an MCU in GF22FDX gives to IoT devices
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the high versatility needed for extended product life and
shorter time-to-market, still without waiving performance,
power and energy efficiency.
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